Dongyan Qian
07d84f4f34
loongarch: Supports 2K2000/3B6000M ( #512 )
...
* loongarch: adjust 2K/3B6000M DDR rate factor
* loongarch: Supports fewer cache layers than L3
For example: 2K2000 chip does not have L3, but has L2.
If L2Cache is not flushed to memory, it will cause read and write data errors after cache_off.
2025-05-12 13:56:30 +02:00
..
2025-05-12 13:56:30 +02:00
2024-10-24 19:28:00 +02:00
2025-02-24 20:25:29 +01:00
2024-08-30 13:38:46 +02:00
2024-03-13 01:43:26 +01:00
2025-05-12 13:56:30 +02:00
2024-08-30 13:38:46 +02:00
2024-11-10 23:45:49 +01:00
2022-02-28 22:05:21 +00:00
2022-02-28 22:05:21 +00:00
2024-07-16 08:55:13 +01:00
2022-10-07 09:32:09 +01:00
2020-05-24 21:30:55 +01:00
2022-02-19 19:56:55 +00:00
2024-08-30 13:38:46 +02:00
2023-01-03 11:55:51 +00:00
2022-04-23 13:25:33 +01:00
2024-12-06 22:51:18 +01:00
2024-11-12 00:10:40 +01:00
2024-08-30 13:38:46 +02:00
2025-01-27 19:41:36 +01:00
2025-01-27 21:54:54 +01:00
2022-04-17 22:46:17 +01:00
2023-11-29 12:53:05 +01:00
2024-08-30 13:38:46 +02:00
2022-02-19 19:56:55 +00:00
2024-08-30 13:38:46 +02:00
2023-11-29 12:53:05 +01:00
2024-07-16 08:55:13 +01:00
2022-10-07 09:32:09 +01:00
2024-08-30 13:38:46 +02:00
2022-05-20 13:46:29 +02:00
2024-08-30 13:38:46 +02:00
2024-04-09 20:07:09 +01:00
2022-02-19 19:56:55 +00:00
2022-02-28 22:05:21 +00:00
2024-08-30 13:38:46 +02:00
2024-07-22 22:50:15 +02:00
2025-02-10 23:33:48 +01:00
2025-02-10 23:33:48 +01:00
2023-05-12 15:49:00 +02:00
2024-07-22 22:50:15 +02:00
2022-08-15 17:51:48 +02:00
2024-09-30 13:38:13 +02:00
2024-10-24 19:28:00 +02:00
2024-03-13 01:43:26 +01:00
2025-04-20 19:16:51 +02:00
2024-08-08 02:41:19 +02:00
2024-11-11 23:49:31 +01:00
2024-10-24 19:28:00 +02:00
2022-06-19 16:39:03 +02:00
2024-10-24 19:28:00 +02:00
2024-07-16 08:55:13 +01:00
2022-10-07 09:32:09 +01:00
2022-02-19 19:56:55 +00:00
2024-08-30 13:38:46 +02:00
2022-09-08 18:09:43 +01:00
2022-04-28 23:04:01 +02:00
2024-07-16 08:55:13 +01:00
2022-10-07 09:32:09 +01:00