mirror of
https://github.com/memtest86plus/memtest86plus.git
synced 2026-10-12 08:54:55 -05:00
Add proper cache detection for Transmetta CPUs
This commit is contained in:
1 parent
ccbac76118
commit
ed5770abfa
1 file changed
+9
-2
@@ -92,6 +92,11 @@ static void determine_cache_size()
|
||||
}
|
||||
/* fall through */
|
||||
case 'G':
|
||||
if (cpuid_info.vendor_id.str[7] == 'T') {
|
||||
l1_cache = cpuid_info.cache_info.l1_d_size;
|
||||
l2_cache = cpuid_info.cache_info.l2_size;
|
||||
break;
|
||||
}
|
||||
if (cpuid_info.vendor_id.str[9] == 'N') {
|
||||
// National Semiconductor
|
||||
if (cpuid_info.version.family == 5) {
|
||||
@@ -157,6 +162,10 @@ static void determine_cache_size()
|
||||
}
|
||||
|
||||
// No CPUID(4) so we use the older CPUID(2) method.
|
||||
if (cpuid_info.max_cpuid < 2) {
|
||||
break;
|
||||
}
|
||||
|
||||
uint32_t v[4];
|
||||
uint8_t *dp = (uint8_t *)v;
|
||||
int i = 0;
|
||||
@@ -721,8 +730,6 @@ static void determine_cpu_model(void)
|
||||
} else if (cpuid_info.version.family == 15) {
|
||||
cpu_model = "Transmeta TM 8x00";
|
||||
}
|
||||
l1_cache = cpuid_info.cache_info.l1_i_size + cpuid_info.cache_info.l1_d_size;
|
||||
l2_cache = cpuid_info.cache_info.l2_size;
|
||||
break;
|
||||
}
|
||||
// Intel Processors - vendor_id starts with "GenuineIntel"
|
||||
|
||||
Reference in new issue
Block a user