Files
memtest86plus/system
Jonathan TehandSam Demeulemeester 8305d47675 Support cache and temperature info for VIA/Centaur/Zhaoxin CPUs (#259)
* Support cache and temperature info for VIA/Centaur/Zhaoxin CPUs

Use extended CPUID for VIA C3/C7/Nano cache information.

Use MSR reads for Nano/Zhaoxin and VIA C7 processor temperature.

Tested on VIA C7-D 1.5GHz.

* Small code conventions fixes

* Fix overallocation of cpuid_cache_info_t union (From PR #263)

---------

Co-authored-by: Sam Demeulemeester <github@x86-secret.com>
2023-02-10 22:32:31 +01:00
..
2022-08-15 17:51:48 +02:00
2022-09-09 18:09:13 +02:00
2022-02-28 22:05:21 +00:00
2022-02-28 22:05:21 +00:00
2020-05-24 21:30:55 +01:00
2022-02-28 22:05:21 +00:00
2022-02-28 22:05:21 +00:00
2022-04-04 18:31:54 +02:00
2023-02-05 08:22:13 +01:00
2022-06-19 16:39:03 +02:00